@article{art1351,
  title = {DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION},
  url = {https://ijecs.in/index.php/ijecs/article/view/1351}
}