A Reduced Switch Count Dual Output Single Phase Inverter

Parikshit Bajpai, Amita Mahor, Rahul Arora,
M.Tech scholar, NIIST, Bhopal
Prof & Head, NIIST Bhopal
Prof NIIST Bhopal
Email: bajpai.parikshit@gmail.com
Email: amitamahor@yahoo.co.in
Email: rahularora6891@gmail.com

Abstract - Dual-output three-switch inverter topology is proposed in this paper. To supplying two single-phase ac loads independently with one inverter. Using reduced switch count topology which introduced in three phase converter. This configuration required less no of devices and provide dual output compared to conventional inverters. Which results in reduction in cost, size and switching losses. The proposed topology is introduced with its gate circuit for switching schemes is elaborated. Simulation model of proposed inverter is developed. Its output waveforms are analyzed. Total harmonic distortion and performances are compared with different PWM techniques.

Key words - Reduced switch count inverter, three-switch inverter legs.

I. INTRODUCTION

Power Electronics is the viable solution to control the power and got more and more importance during the years due to the benefits they brought into electrical engineering fields. There are lots of advantages which Power Electronics brought, but the most meaningful is the possibility to control electrical machine and to manage the flows of electromagnetic power. Due to Power Electronics it was possible to build drives, active filters, static Var compensators, etc. In present trends the approach to fulfilling the demand for independently supplying a number of ac loads in several applications is using separate inverters for each of them. But, this may result in undesirable increase in system cost, size and weight.

Dual-terminal converters gives the researches freedom in realizing switch reduction of power converters resulting in system cost, size and weight.

A reduced number of power switches constitutes an important topic in power electronics these objectives could be achieved by reducing the number of active switches in power inverters. The resultant configurations are called reduced switch count inverters.

Dual output reduced switch count topologies has wide application in ac/ac converters(regulating voltage) [1-7].

Eight switches inverter introduced concept of replacing a leg with split capacitor and sharing it between two converters[1], to achieve reduced switch count.

Further this idea the idea of replacing a switch leg with a split-capacitor-leg and sharing it between the two stages of power conversion was implemented in many configuration to get reduced switch count concept[4]. Some topologies in which there is no split-capacitor leg and switch reduction is realized by simply sharing a switch-leg are proposed in [2].

In bulk ac drives system Sharing a switch-leg is discussed in [8]. Three switch leg structure with nine switches [10] having dual output for two three phase loads is introduced.

in which switch reduction is achieved by sharing switches between upper and lower part. Many researches has been done in this nine switch inverter and reduced switch count topology of this inverter called three phase dual output six switch inverter[15].

Nine switch three phase inverter implemented by replacing a switch leg with series capacitor to get reduced switch count with dual output.[16]

It observed that implementing nine-switch inverter idea for utilization of three-switch inverter legs compared to the conventional two-switch inverter legs is a resolution in the direction for switch reduction in inverter topologies developed to supply two independent ac loads applications. This concept is modified in this paper for single-phase inverters.

To independently supply two single-phase loads in comparison with two full bridge inverters. Furthermore, dual-output single-leg inverter is developed by replacing a
leg of semiconductor switches with a series of capacitors, (Fig.2).

![Proposed dual output inverter](image)

Fig 2. Proposed dual output inverter

This paper is divided in following sections. The proposed reduced switch count dual output inverter and PWM scheme for gate pulse triggering used in the structure is explained. The structure of Reduced switch inverter is presented and analysis of inverter output waveforms. The results of dual output inverter are displayed and discussed. Total harmonic distortion in different PWM scheme are compared. Last section dedicated to conclusion.

II THREE-SWITCH INVERTER TOPOLOGY

The proposed reduced-switch inverter is actually developed by replacing a leg of the six-switch inverter with a series combination of capacitors at the cost of losing zero output voltage state so as to further economize the inverter cost by reducing the number of power switches. The single-leg topology which uses only three semiconductor switches for independently supplying two single phase loads is structurally comparable to two half-bridge inverters with a common row of switch and capacitor (middle row of the proposed structure). The output voltages of the three-switch inverter can be expressed as

\[ V_{ox} = \frac{1}{2} M x V_g \sin(\omega X t + \phi X) \]

where \( x \) denotes upper or lower output similar to single phase half bridge inverter except that the modulation indices, \( M \), frequencies, \( \omega \), and phase difference, \( \phi \) of the output references face some.

![Switching states of proposed inverter](image)

Fig 3. Switching states of proposed inverter

A. SWITCHING STATES

Three-switching states of Fig. 3 are possible for the three switch inverter. As illustrates in fig, there is no zero state for any of the inverter outputs. Furthermore, the low level of an output voltage may not be negative of its high level and voltage levels of the upper and lower outputs may not be equal depending on the capacitor voltage levels. When the lower switch is OFF, both outputs are positive, when the upper switch is OFF, both outputs are negative and when the middle switch is OFF, the upper output is positive and the lower output is negative.

<table>
<thead>
<tr>
<th>Switching States</th>
<th>Q1</th>
<th>Q2</th>
<th>Q3</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>S2</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>S3</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
</tbody>
</table>

Fig 4. Switching states for proposed inverter.

B. PULSE WIDTH MODULATION SCHEME FOR GATE SIGNAL GENERATION

The triggering for gate of semiconductor used in inverter is provided by generating a logic for pulses provided. By keeping in mind the required on-off position of devices as in (Fig 4). Sinusoidal pulse width modulation scheme is provided for gate triggering. The other two PWM schemes which developed for firing circuit are single pulse width modulation and double pulse width modulation.

The logic generated by using relation operator as following fig 5.

![Gate signal generation logic of three switch inverter](image)

Fig 5 (a) Gate signal generation logic of three switch inverter

At a time two ports are on to provide gate pulse for two switches so that by applying this scheme at a time there is no zero state for any of the inverter outputs.

![Gate signal generation using SPWM](image)

Fig 5 (b) Gate signal generation using SPWM
C. ESTIMATION OF DC LINK VOLTAGE

In this part voltage sharing on dc-link capacitors is discussed and it is shown that the offsets which added to the references determine the actual capacitors voltage levels. Dc-link voltages are estimated by replacing the switches with dependent voltage sources controlled by gate command signals. The equivalent circuit is depicted in Fig. 6. It is assumed that the natural time constants of the converter network are much longer than the switching period.

Voltage appear across each capacitor. As stated by equation dc voltage sharing on capacitors is not related to their size

\[ V_{C1} = <V_{\text{set}_1} > = \frac{V_g}{2} \left(1 - \text{offset}_U\right) \]
\[ V_{C2} = <V_{\text{set}_2} > = \frac{V_g}{2} \left(\text{offset}_U - \text{offset}_L\right) \]
\[ V_{C3} = <V_{\text{set}_3} > = \frac{V_g}{2} \left(1 + \text{offset}_L\right) \]

However, in following equation conclude that, the ac voltage component across the capacitors, i.e. voltage ripple, which depends on the size of capacitors, should be negligible.

\[ v_{\text{set}_U} = - \frac{V_g}{2} \sin (\alpha_U t + \phi_U) \]
\[ v_{\text{set}_L} = \frac{V_g}{2} \sin (\alpha_L t + \phi_L) \]

III. STUDY OF PROPOSED INVERTER

In this section to reduce the semiconductor switches “Reduced switch count” theory is used to minimize the switching devices and switching losses Fig(2). study of simulink model with three switches by replacing a leg with series of split capacitors of proposed dual output inverter is discussed. The simulated model of inverter (fig.7)
The output waveforms as if figs shows ac output of voltage and current corresponding to upper and lower loads.
V. CONCLUSION

A reduced switch count dual-output inverter named “reduced switch count dual output single phase inverter and its PWM scheme was proposed in this paper. The proposed inverter topology was introduced; its gate triggering scheme was developed; and output voltage and current waveforms analysis was carried out along with the total harmonic distortion. compare the THDs of proposed inverter in different PWM schemes and observed that in sinusoidal PWM scheme THD is less than the other PWM schemes Advantages of the proposed three switch inverter are

- The number of switches and hence drive circuits is reduced.
- Reliability
- Low switching losses
- Small size and weight

REFERENCES


