Sharma G. Algorithmic Reduction and Optimization of Logic Circuit in area and Power Tradeoffs’ with the Help of BDD. int. jour. eng. com. sci [Internet]. 2017 Dec. 30 [cited 2024 May 5];3(05). Available from: http://ijecs.in/index.php/ijecs/article/view/543