Raminder Preet Pal Singh PKAS. FPGA Implementation of Double Precision Floating Point Arithmetic Unit. int. jour. eng. com. sci [Internet]. 2015 Sep. 28 [cited 2024 May 4];4(09). Available from: http://ijecs.in/index.php/ijecs/article/view/3191