Satyendra Sharma, AR. Implementation of CMOS circuits In Logic optimization using logical effort technique. int. jour. eng. com. sci [Internet]. 2013 Nov. 30 [cited 2025 Jan. 13];2(11). Available from: http://ijecs.in/index.php/ijecs/article/view/2130