P.P. Nagaraja Rao, A.kirankumari,. “Implementation Of Clock Gating Logic By Matching Factored Forms”. International Journal of Engineering and Computer Science 4, no. 07 (January 3, 2018). Accessed May 2, 2024. http://ijecs.in/index.php/ijecs/article/view/3871.