Satyendra Sharma, Akansha Rajput,. “Implementation of CMOS Circuits In Logic Optimization Using Logical Effort Technique”. International Journal of Engineering and Computer Science 2, no. 11 (November 30, 2013). Accessed March 28, 2024. http://ijecs.in/index.php/ijecs/article/view/2130.