M.Lakshmi Kiran, T.Naresh,. “Power Reduction With FlipFlop Grouping in Data Driven Clock Gating”. International Journal of Engineering and Computer Science 4, no. 05 (May 28, 2015). Accessed November 23, 2024. http://ijecs.in/index.php/ijecs/article/view/3549.