“:THE POWER CONSTRAINT AND REMEDIAL METHOD IN DESIGN OF VARIATION TRAINED DROWSY CACHE(VTD- CACHE) IN VLSI SYSTEM DESIGN”. International Journal of Engineering and Computer Science 2, no. 10 (October 30, 2013). Accessed April 13, 2025. http://ijecs.in/index.php/ijecs/article/view/1954.