N.Kirthika, S. “Design of Low Power Variable Latency Adder and Its Implementation in Decimation Filter”. International Journal of Engineering and Computer Science, vol. 2, no. 04, Apr. 2013, http://ijecs.in/index.php/ijecs/article/view/514.