Satyendra Sharma, A. R. “Implementation of CMOS Circuits In Logic Optimization Using Logical Effort Technique”. International Journal of Engineering and Computer Science, vol. 2, no. 11, Nov. 2013, http://ijecs.in/index.php/ijecs/article/view/2130.