B.S.Munda, R. K. M. “DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION”. International Journal of Engineering and Computer Science, vol. 2, no. 06, Dec. 2017, http://ijecs.in/index.php/ijecs/article/view/1351.