Subodh Wairya2, S. G. “A GDI Approach to Various Combinational Logic Circuits in CMOS Nano Technology”. International Journal of Engineering and Computer Science, vol. 5, no. 4, Dec. 2017, http://ijecs.in/index.php/ijecs/article/view/917.