P.P. Nagaraja Rao, A. “Implementation Of Clock Gating Logic By Matching Factored Forms”. International Journal of Engineering and Computer Science, vol. 4, no. 07, Jan. 2018, http://ijecs.in/index.php/ijecs/article/view/3871.