[1]
A. P.P. Nagaraja Rao, “Implementation Of Clock Gating Logic By Matching Factored Forms”, int. jour. eng. com. sci, vol. 4, no. 07, Jan. 2018.