A. R. Satyendra Sharma, “Implementation of CMOS circuits In Logic optimization using logical effort technique”, int. jour. eng. com. sci, vol. 2, no. 11, Nov. 2013.