[1]
A. K. S. Mah Meng Seong, “Power Efficient, High Performance SRAM array in 90nm CMOS Process”, int. jour. eng. com. sci, vol. 2, no. 09, Jan. 2018.