[1]
R. K. M. B.S.Munda, “DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION”, int. jour. eng. com. sci, vol. 2, no. 06, Dec. 2017.