S. G. Subodh Wairya2, “A GDI Approach to Various Combinational Logic Circuits in CMOS Nano Technology”, int. jour. eng. com. sci, vol. 5, no. 4, Dec. 2017.