[1]
M. Assistant Prof.V.B.Padole, “5 GHz Phase locked loop using 32nm CMOS technology”., int. jour. eng. com. sci, vol. 3, no. 06, Dec. 2017.