S. N.Kirthika, “Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter”, int. jour. eng. com. sci, vol. 2, no. 04, Apr. 2013.