[1]
V. K. B. P. C.Md.Aslam, “Optimization Of Cmos Circuits By Using Quaternary Logic LUT”, int. jour. eng. com. sci, vol. 4, no. 07, Jan. 2018.