P. K. A. S. Raminder Preet Pal Singh, “FPGA Implementation of Double Precision Floating Point Arithmetic Unit”, int. jour. eng. com. sci, vol. 4, no. 09, Sep. 2015.