S. S. R. N. M. , D.S. Yadav, “Design and implementation of efficient 32-bit floating point multiplier using Verilog”, int. jour. eng. com. sci, vol. 2, no. 06, Dec. 2017.