[1]
“Power Efficient, High Performance SRAM array in 90nm CMOS Process”, int. jour. eng. com. sci, vol. 2, no. 09, Jan. 2018, Accessed: Apr. 28, 2025. [Online]. Available: http://ijecs.in/index.php/ijecs/article/view/1918