[1]
“UART IP core Design and Verification using WISHBONE Interface”,
int. jour. eng. com. sci
, vol. 13, no. 10, pp. 26492–26497, Oct. 2024, doi:
10.18535/ijecs/v13i10.4906
.