Subodh Wairya2, S. G. (2017) “A GDI Approach to Various Combinational Logic Circuits in CMOS Nano Technology”, International Journal of Engineering and Computer Science. india, 5(4). Available at: http://ijecs.in/index.php/ijecs/article/view/917 (Accessed: 3 May 2024).