Sharma, G. (2017) “Algorithmic Reduction and Optimization of Logic Circuit in area and Power Tradeoffs’ with the Help of BDD”, International Journal of Engineering and Computer Science. india, 3(05). Available at: http://ijecs.in/index.php/ijecs/article/view/543 (Accessed: 5 May 2024).