P.P. Nagaraja Rao, A. (2018) “Implementation Of Clock Gating Logic By Matching Factored Forms”, International Journal of Engineering and Computer Science. india, 4(07). Available at: http://ijecs.in/index.php/ijecs/article/view/3871 (Accessed: 2 May 2024).