Satyendra Sharma, A. R. (2013) “Implementation of CMOS circuits In Logic optimization using logical effort technique”, International Journal of Engineering and Computer Science. india, 2(11). Available at: http://ijecs.in/index.php/ijecs/article/view/2130 (Accessed: 25 April 2024).