B.S.Munda, R. K. M. (2017) “DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION”, International Journal of Engineering and Computer Science. india, 2(06). Available at: http://ijecs.in/index.php/ijecs/article/view/1351 (Accessed: 17 May 2024).