Satyendra Sharma, Akansha Rajput,. 2013. “Implementation of CMOS Circuits In Logic Optimization Using Logical Effort Technique”. International Journal of Engineering and Computer Science 2 (11). india. http://ijecs.in/index.php/ijecs/article/view/2130.