SHARMA, G. Algorithmic Reduction and Optimization of Logic Circuit in area and Power Tradeoffs’ with the Help of BDD. International Journal of Engineering and Computer Science, india, v. 3, n. 05, 2017. Disponível em: http://ijecs.in/index.php/ijecs/article/view/543. Acesso em: 5 may. 2024.