N.KIRTHIKA, S. Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter. International Journal of Engineering and Computer Science, india, v. 2, n. 04, 2013. Disponível em: http://ijecs.in/index.php/ijecs/article/view/514. Acesso em: 19 may. 2024.