RAMINDER PREET PAL SINGH, P. K. A. S. FPGA Implementation of Double Precision Floating Point Arithmetic Unit. International Journal of Engineering and Computer Science, india, v. 4, n. 09, 2015. Disponível em: http://ijecs.in/index.php/ijecs/article/view/3191. Acesso em: 3 may. 2024.