SATYENDRA SHARMA, A. R. Implementation of CMOS circuits In Logic optimization using logical effort technique. International Journal of Engineering and Computer Science, india, v. 2, n. 11, 2013. Disponível em: http://ijecs.in/index.php/ijecs/article/view/2130. Acesso em: 7 may. 2024.