BHAMBURKAR, A. FPGA Implementation of Binary Coded Decimal Digit Adder and Multiplier. International Journal of Engineering and Computer Science, india, v. 3, n. 11, 2014. Disponível em: http://ijecs.in/index.php/ijecs/article/view/2465. Acesso em: 23 nov. 2024.