Implementation Of Clock Gating Logic By Matching Factored Forms. International Journal of Engineering and Computer Science, india, v. 4, n. 07, 2018. Disponível em: http://ijecs.in/index.php/ijecs/article/view/3871. Acesso em: 11 apr. 2025.