Subodh Wairya2, S. G. (2017). A GDI Approach to Various Combinational Logic Circuits in CMOS Nano Technology. International Journal of Engineering and Computer Science, 5(4). Retrieved from http://ijecs.in/index.php/ijecs/article/view/917