Satyendra Sharma, A. R. (2013). Implementation of CMOS circuits In Logic optimization using logical effort technique. International Journal of Engineering and Computer Science, 2(11). Retrieved from http://ijecs.in/index.php/ijecs/article/view/2130