B.S.Munda, R. K. M. (2017). DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION. International Journal of Engineering and Computer Science, 2(06). Retrieved from http://ijecs.in/index.php/ijecs/article/view/1351