N.Kirthika, S. (2013). Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter. International Journal of Engineering and Computer Science, 2(04). Retrieved from http://ijecs.in/index.php/ijecs/article/view/514