Implementation Of Clock Gating Logic By Matching Factored Forms. (2018). International Journal of Engineering and Computer Science, 4(07). http://ijecs.in/index.php/ijecs/article/view/3871