:THE POWER CONSTRAINT AND REMEDIAL METHOD IN DESIGN OF VARIATION TRAINED DROWSY CACHE(VTD- CACHE) IN VLSI SYSTEM DESIGN. (2013). International Journal of Engineering and Computer Science, 2(10). http://ijecs.in/index.php/ijecs/article/view/1954