Raminder Preet Pal Singh, P. K. A. S. FPGA Implementation of Double Precision Floating Point Arithmetic Unit. int. jour. eng. com. sci 2015, 4.