Satyendra Sharma, A. R. Implementation of CMOS Circuits In Logic Optimization Using Logical Effort Technique. int. jour. eng. com. sci 2013, 2.