(1)
Subodh Wairya2, S. G. A GDI Approach to Various Combinational Logic Circuits in CMOS Nano Technology. int. jour. eng. com. sci 2017, 5.