Sankarnarayana Bhat.M, M. A. M. R. Design and Implementation of High Performance Bus Architecture Using FPGA. int. jour. eng. com. sci 2017, 3.