Assistant Prof.V.B.Padole, M. Design of 2.5 GHz Phase Locked Loop Using 32nm CMOS Technology. int. jour. eng. com. sci 2017, 3.