Sharma, G. Algorithmic Reduction and Optimization of Logic Circuit in Area and Power Tradeoffs’ With the Help of BDD. int. jour. eng. com. sci 2017, 3.